The Future Of SRAM: Enhanced Performance Through Latch Optimization

The objective of this research is to develop a 10t sram cell using finfet technology and improve the performance parameters. The power delay product (pdp) need to be reduced to. Abstract—this project aims to develop an sram cell that can achieve a high noise margin at low power consumption by using finfets. The conventional use of cmos technology introduces. Sram cell has been improve the dynamic current and reduces the leakage current and leakage power.

Oct 7, 2024 · the findings of present study confirm that cidg sram cells can be used in applications requiring higher stability and density. The proposed sram utilizing a cidg can. Given the increasing demand for rapid mobile computing, traditional cmos sram cell configurations face performance constraints and significant power demands. Various power reduction strategies were explored,. Jun 1, 2024 · new nanoscale technologies, like finfet, are being proposed as a substitute for cmos in sram architecture. The study introduces a novel 12t sram cell design using.